Technology demos

7 nm scale MOSFETs were first demonstrated by researchers in the early 2000s. In 2002, an IBM research team including Bruce Doris, Omer Dokumaci, Meikei Ieong and Anda Mocuta fabricated a 6 nm silicon-on-insulator (SOI) MOSFET.^[12][13] In 2003, NEC's research team led by Hitoshi Wakabayashi and Shigeharu Yamagami fabricated a 5 nm MOSFET.^[14][15]

In July 2015, IBM announced that they had built the first functional transistors with "7 nm" technology, using a silicon-germanium process.^{[16][17][18][19]}

In June 2016, TSMC had produced 256 Mbit SRAM memory cells at their "7 nm" process,^[6] with a cell area of 0.027 square micrometers (550 F²)^[spelling?] with reasonable risk production yields.^[20]

Expected commercialization and technologies

This article is in list format but may read better as prose. (February 2024)

In 2015, Intel expected that at the 7nm node, III-V semiconductors would have to be used in transistors, signaling a shift away from silicon.^[21]

In April 2016, TSMC announced that "7 nm" trial production would begin in the first half of 2017.^[22] In April 2017, TSMC began risk production of 256 Mbit SRAM memory chips using a "7 nm" (N7FF+) process,^[6] with extreme ultraviolet lithography (EUV).^[23] TSMC's "7 nm" production plans, as of early 2017,^{[needs update]} were to use deep ultraviolet (DUV) immersion lithography initially on this process node (N7FF), and transition from risk to commercial volume manufacturing from Q2 2017 to Q2 2018. Also, their later generation "7 nm" (N7FF+) production was planned^{[needs update]} to use EUV multiple patterning and to have an estimated transition from risk to volume manufacturing between 2018 and 2019.^[24]

In September 2016, GlobalFoundries announced trial production in the second half of 2017 and risk production in early 2018, with test chips already running.^[25]

In February 2017, Intel announced Fab 42 in Chandler, Arizona, which was according to press releases at that time expected^{[needs update]} to produce microprocessors using a "7 nm" (Intel 4^[26]) manufacturing process.^[27] The company had not, at that time, published any expected values for feature lengths at this process node.^{[needs update]}

In April 2018, TSMC announced volume production of "7 nm" (CLN7FF, N7) chips. In June 2018, the company announced mass production ramp up.^[7]

In May 2018, Samsung announced production of "7 nm" (7LPP) chips this year. ASML Holding NV is their main supplier of EUV lithography machines.^[28]

In August 2018, GlobalFoundries announced it was stopping development of "7 nm" chips, citing cost.^[29]

On October 28, 2018, Samsung announced their second generation "7 nm" process (7LPP) had entered risk production and was at that time expected to have entered mass production by 2019.^{[needs update]}

On January 17, 2019, for the Q4 2018 earnings call, TSMC mentioned that different customers would have "different flavors" of second generation "7 nm".^{[30][needs update]}

On April 16, 2019, TSMC announced their "6 nm" process called (CLN6FF, N6), which was, according to a press release made on April 16, 2019, at that time expected to have been in mass products from 2021.^{[31][needs update]} N6 was at that time expected to have used EUVL in up to 5 layers, compared to up to 4 layers in their N7+ process.^[32]

On July 28, 2019, TSMC announced their second gen "7 nm" process called N7P, which was projected to have been DUV-based like their N7 process.^[33] Since N7P was fully IP-compatible with the original "7 nm", while N7+ (which uses EUV) was not, N7+ (announced earlier as "7 nm+") was to have been a separate process from "7 nm". N6 ("6 nm"), another EUV-based process, was at that time planned to have been released later than even TSMC's "5 nm" (N5) process, with the IP-compatibility with N7. At their Q1 2019 earnings call, TSMC reiterated their Q4 2018 statement^[30] that N7+ was at that time expected to have generated less than $1 billion TWD in revenue in 2019.^{[34][needs update]}

On October 5, 2019, AMD announced their EPYC Roadmap, featuring Milan chips built using TSMC's N7+ process.^{[35][needs update]}

On October 7, 2019, TSMC announced they had started delivering N7+ products to market in high volume.^{[36][needs update]}

On July 26, 2021, Intel announced their new manufacturing roadmap, renaming all of their future process nodes.^[26] Intel's "10 nm" Enhanced SuperFin (10ESF), which was roughly equivalent to TSMC's N7 process, would thenceforth be known as "Intel 7", while their earlier "7 nm" process would erstwhile be called "Intel 4".^[26][37] As a result, Intel's first processors based on Intel 7 were at that time planned to have started shipping by the second half of 2022,^{[needs update]} whereas Intel announced earlier that they were planning to have launched "7 nm" processors in 2023.^{[38][needs update]}

Technology commercialization

In June 2018, AMD announced 7 nm Radeon Instinct GPUs launching in the second half of 2018.^[39] In August 2018, the company confirmed the release of the GPUs.^[40]

On August 21, 2018, Huawei announced their HiSilicon Kirin 980 SoC to be used in their Huawei Mate 20 and Mate 20 Pro built using TSMC's 7 nm (N7) process.^{[needs update]}

On September 12, 2018, Apple announced their A12 Bionic chip used in iPhone XS and iPhone XR built using TSMC's 7 nm (N7) process. The A12 processor became the first 7 nm chip for mass market use as it released before the Huawei Mate 20.^[41][42] On October 30, 2018, Apple announced their A12X Bionic chip used in iPad Pro built using TSMC's 7 nm (N7) process.^[43]

On December 4, 2018, Qualcomm announced their Snapdragon 855 and 8cx built using TSMC's 7 nm (N7) process.^[44] The first mass product featuring the Snapdragon 855 was the Lenovo Z5 Pro GT, which was announced on December 18, 2018.^[45]

On May 29, 2019, MediaTek announced their 5G SoC built using a TSMC 7 nm process.^[46]

On July 7, 2019, AMD officially launched their Ryzen 3000 series of central processing units, based on the TSMC 7 nm process and Zen 2 microarchitecture.

On August 6, 2019, Samsung announced their Exynos 9825 SoC, the first chip built using their 7LPP process. The Exynos 9825 is the first mass market chip built featuring EUVL.^[47]

On September 6, 2019, Huawei announced their HiSilicon Kirin 990 4G & 990 5G SoCs, built using TSMC's N7 and N7+ processes.^[48]

On September 10, 2019, Apple announced their A13 Bionic chip used in iPhone 11 and iPhone 11 Pro built using TSMC's 2nd gen N7P process.^[49]

7 nm (N7 nodes) manufacturing made up 36% of TSMC's revenue in the second quarter of 2020.^[50]

On August 17, 2020, IBM announced their Power10 processor.^[49]

On July 26, 2021, Intel announced that their Alder Lake processors would be manufactured using their newly rebranded "Intel 7" process, previously known as "10 nm Enhanced SuperFin".^[26] These processors were, at that time, expected based on press releases to have been planned to have been released in the second half of 2021.^{[needs update]} The company earlier confirmed a 7 nm, now called "Intel 4",^[26] microprocessor family called Meteor Lake to be released in 2023.^{[51][52][needs update]}

Pitch splitting

Pitch splitting involves splitting features that are too close together onto different masks, which are exposed successively, followed by litho-etch processing. Due to the use of different exposures, there is always the risk of overlay error between the two exposures, as well as different CDs resulting from the different exposures.

Spacer patterning

Spacer patterning involves depositing a layer onto pre-patterned features, then etching back to form spacers on the sidewalls of those features, referred to as core features. After removing the core features, the spacers are used as an etch mask to define trenches in the underlying layer. While the spacer CD control is generally excellent, the trench CD may fall into one of two populations, due to the two possibilities of being located where a core feature was located or in the remaining gap. This is known as 'pitch walking'.^[53] Generally pitch = core CD + gap CD + 2 * spacer CD, but this does not guarantee core CD = gap CD. For FEOL features like gate or active area isolation (e.g., fins), the trench CD is not as critical as the spacer-defined CD, in which case, spacer patterning is actually the preferred patterning approach.

When self-aligned quadruple patterning (SAQP) is used, there is a second spacer that is utilized, replacing the first one. In this case, the core CD is replaced by core CD - 2* 2nd spacer CD, and the gap CD is replaced by gap CD - 2 * 2nd spacer CD. Thus, some feature dimensions are strictly defined by the second spacer CD, while the remaining feature dimensions are defined by the core CD, core pitch, and first and second spacer CD's. The core CD and core pitch are defined by conventional lithography, while the spacer CDs are independent of lithography. This is actually expected to have less variation than pitch splitting, where an additional exposure defines its own CD, both directly and through overlay.

Spacer-defined lines also require cutting. The cut spots may shift at exposure, resulting in distorted line ends or intrusions into adjacent lines.

Self-aligned litho-etch-litho-etch (SALELE) has been implemented for "7 nm" BEOL patterning.^[54]

EUV lithography

Extreme ultraviolet lithography (also known as EUV or EUVL) is capable of resolving features below 20 nm in conventional lithography style. However, the 3D reflective nature of the EUV mask results in new anomalies in the imaging. One particular nuisance is the two-bar effect, where a pair of identical bar-shaped features do not focus identically. One feature is essentially in the 'shadow' of the other. Consequently, the two features generally have different CDs which change through focus, and these features also shift position through focus.^[55][56][57] This effect may be similar to what may be encountered with pitch splitting. A related issue is the difference of best focus among features of different pitches.^[58]

EUV also has issues with reliably printing all features in a large population; some contacts may be completely missing or lines bridged. These are known as stochastic printing failures.^[59][60] The defect level is on the order of 1K/mm².^[61]

The tip-to-tip gap is hard to control for EUV, largely due to the illumination constraint.^[62] A separate exposure(s) for cutting lines is preferred.

Attenuated phase shift masks have been used in production for 90 nm node for adequate focus windows for arbitrarily pitched contacts with the ArF laser wavelength (193 nm),^[63][64] whereas this resolution enhancement is not available for EUV.^[65][66]

At 2021 SPIE's EUV Lithography conference, it was reported by a TSMC customer that EUV contact yield was comparable to immersion multipatterning yield.^[67]

Comparison with previous nodes

Due to these challenges, "7 nm" poses unprecedented patterning difficulty in the back end of line (BEOL). The previous high-volume, long-lived foundry node (Samsung "10 nm", TSMC "16 nm") used pitch splitting for the tighter pitch metal layers.^[68][69][70]

Cycle time: immersion vs. EUV

Due to the immersion tools being faster presently, multipatterning is still used on most layers. On the layers requiring immersion quad-patterning, the layer completion throughput by EUV is comparable. On the other layers, immersion would be more productive at completing the layer even with multipatterning.