DDR3_DQ_eye_diagram.png
Size of this preview:
800 × 494 pixels
.
Other resolutions:
320 × 198 pixels
|
640 × 396 pixels
|
1,024 × 633 pixels
|
1,280 × 791 pixels
|
2,560 × 1,582 pixels
|
7,106 × 4,392 pixels
.
Summary
Description DDR3 DQ eye diagram.png |
English:
A simulated eye diagram illustrating the signal integrity at the package ball (blue) and on-die (red). The simulation is conducted in Cadence Allegro PCB.
|
Date | |
Source | Own work |
Author | ErikBuer |
Licensing
I, the copyright holder of this work, hereby publish it under the following license:
This file is licensed under the
Creative Commons
Attribution-Share Alike 4.0 International
license.
-
You are free:
- to share – to copy, distribute and transmit the work
- to remix – to adapt the work
-
Under the following conditions:
- attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.