List_of_device_bandwidths

List of interface bit rates

List of interface bit rates

Add article description


This is a list of interface bit rates, is a measure of information transfer rates, or digital bandwidth capacity, at which digital interfaces in a computer or network can communicate over various kinds of buses and channels. The distinction can be arbitrary between a computer bus, often closer in space, and larger telecommunications networks. Many device interfaces or protocols (e.g., SATA, USB, SAS, PCIe) are used both inside many-device boxes, such as a PC, and one-device-boxes, such as a hard drive enclosure. Accordingly, this page lists both the internal ribbon and external communications cable standards together in one sortable table.

Factors limiting actual performance, criteria for real decisions

Most of the listed rates are theoretical maximum throughput measures; in practice, the actual effective throughput is almost inevitably lower in proportion to the load from other devices (network/bus contention), physical or temporal distances, and other overhead in data link layer protocols etc. The maximum goodput (for example, the file transfer rate) may be even lower due to higher layer protocol overhead and data packet retransmissions caused by line noise or interference such as crosstalk, or lost packets in congested intermediate network nodes. All protocols lose something, and the more robust ones that deal resiliently with very many failure situations tend to lose more maximum throughput to get higher total long term rates.

Device interfaces where one bus transfers data via another will be limited to the throughput of the slowest interface, at best. For instance, SATA revision 3.0 (6 Gbit/s) controllers on one PCI Express 2.0 (5 Gbit/s) channel will be limited to the 5 Gbit/s rate and have to employ more channels to get around this problem. Early implementations of new protocols very often have this kind of problem. The physical phenomena on which the device relies (such as spinning platters in a hard drive) will also impose limits; for instance, no spinning platter shipping in 2009 saturates SATA revision 2.0 (3 Gbit/s), so moving from this 3 Gbit/s interface to USB 3.0 at 4.8 Gbit/s for one spinning drive will result in no increase in realized transfer rate.

Contention in a wireless or noisy spectrum, where the physical medium is entirely out of the control of those who specify the protocol, requires measures that also use up throughput. Wireless devices, BPL, and modems may produce a higher line rate or gross bit rate, due to error-correcting codes and other physical layer overhead. It is extremely common for throughput to be far less than half of theoretical maximum, though the more recent technologies (notably BPL) employ preemptive spectrum analysis to avoid this and so have much more potential to reach actual gigabit rates in practice than prior modems.

Another factor reducing throughput is deliberate policy decisions made by Internet service providers that are made for contractual, risk management, aggregation saturation, or marketing reasons. Examples are rate limiting, bandwidth throttling, and the assignment of IP addresses to groups. These practices tend to minimize the throughput available to every user, but maximize the number of users that can be supported on one backbone.

Furthermore, chips are often not available in order to implement the fastest rates. AMD, for instance, does not support the 32-bit HyperTransport interface on any CPU it has shipped as of the end of 2009. Additionally, WiMAX service providers in the US typically support only up to 4 Mbit/s as of the end of 2009.

Choosing service providers or interfaces based on theoretical maxima is unwise, especially for commercial needs. A good example is large scale data centers, which should be more concerned with price per port to support the interface, wattage and heat considerations, and total cost of the solution. Because some protocols such as SCSI and Ethernet now operate many orders of magnitude faster than when originally deployed, scalability of the interface is one major factor, as it prevents costly shifts to technologies that are not backward compatible. Underscoring this is the fact that these shifts often happen involuntarily or by surprise, especially when a vendor abandons support for a proprietary system.

Conventions

By convention, bus and network data rates are denoted either in bits per second (bit/s) or bytes per second (B/s). In general, parallel interfaces are quoted in B/s and serial in bit/s. The more commonly used is shown below in bold type.

On devices like modems, bytes may be more than 8 bits long because they may be individually padded out with additional start and stop bits; the figures below will reflect this. Where channels use line codes (such as Ethernet, Serial ATA, and PCI Express), quoted rates are for the decoded signal.

The figures below are simplex data rates, which may conflict with the duplex rates vendors sometimes use in promotional materials. Where two values are listed, the first value is the downstream rate and the second value is the upstream rate.

The use of decimal prefixes is standard in data communications.

Bandwidths

The figures below are grouped by network or bus type, then sorted within each group from lowest to highest bandwidth; gray shading indicates a lack of known implementations.

As stated above, all quoted bandwidths are for each direction. Therefore, for duplex interfaces (capable of simultaneous transmission both ways), the stated values are simplex (one way) speeds, rather than total upstream+downstream.

Time Signal Station to Radio Clock

More information Technology, Max. rate ...

Teletypewriter (TTY) or telecommunications device for the deaf (TDD)

More information Technology, Max. rate ...

Modems (narrowband and broadband)

Narrowband (POTS: 4 kHz channel)

More information Technology, Rate ...

Broadband (hundreds of kHz to GHz wide)

More information Technology, Rate ...

Mobile telephone interfaces

More information Technology, Download rate ...

Wide area networks

More information Technology, Rate ...

Local area networks

More information Technology, Rate ...

Wireless networks

802.11 networks in infrastructure mode are half-duplex; all stations share the medium. In infrastructure or access point mode, all traffic has to pass through an Access Point (AP). Thus, two stations on the same access point that are communicating with each other must have each and every frame transmitted twice: from the sender to the access point, then from the access point to the receiver. This approximately halves the effective bandwidth.

802.11 networks in ad hoc mode are still half-duplex, but devices communicate directly rather than through an access point. In this mode all devices must be able to see each other, instead of only having to be able to see the access point.

More information Standard, Rate ...

Wireless personal area networks

More information Technology, Rate ...

Computer buses

Main buses

More information Technology, Rate ...

x LPC protocol includes high overhead. While the gross data rate equals 33.3 million 4-bit-transfers per second (or 16.67 MB/s), the fastest transfer, firmware read, results in 15.63 MB/s. The next fastest bus cycle, 32-bit ISA-style DMA write, yields only 6.67 MB/s. Other transfers may be as low as 2 MB/s.[42]

y Uses 128b/130b encoding, meaning that about 1.54% of each transfer is used for error detection instead of carrying data between the hardware components at each end of the interface. For example, a single link PCIe 3.0 interface has an 8 Gbit/s transfer rate, yet its usable bandwidth is only about 7.88 Gbit/s.

z Uses 8b/10b encoding, meaning that 20% of each transfer is used by the interface instead of carrying data from between the hardware components at each end of the interface. For example, a single link PCIe 1.0 has a 2.5 Gbit/s transfer rate, yet its usable bandwidth is only 2 Gbit/s (250 MB/s).

w Uses PAM-4 encoding and a 256 bytes FLIT block, of which 14 bytes are FEC and CRC, meaning that 5.47% of total data rate is used for error detection and correction instead of carrying data. For example, a single link PCIe 6.0 interface has an 64 Gbit/s total transfer rate, yet its usable bandwidth is only 60.5 Gbit/s.

Portable

More information Technology, Rate ...

Storage

More information Technology, Rate ...

a Uses 8b/10b encoding b Uses 64b/66b encoding c Uses 128b/150b encoding

Peripheral

More information Technology, Rate ...

MAC to PHY

More information Technology, Channels ...

PHY to XPDR

More information Technology, Rate ...

Dynamic random-access memory

The table below shows values for PC memory module types. These modules usually combine multiple chips on one circuit board. SIMM modules connect to the computer via an 8-bit- or 32-bit-wide interface. RIMM modules used by RDRAM are 16-bit- or 32-bit-wide.[49] DIMM modules connect to the computer via a 64-bit-wide interface. Some other computer architectures use different modules with a different bus width.

In a single-channel configuration, only one module at a time can transfer information to the CPU. In multi-channel configurations, multiple modules can transfer information to the CPU at the same time, in parallel. FPM, EDO, SDR, and RDRAM memory was not commonly installed in a dual-channel configuration. DDR and DDR2 memory is usually installed in single- or dual-channel configuration. DDR3 memory is installed in single-, dual-, tri-, and quad-channel configurations. Bit rates of multi-channel configurations are the product of the module bit-rate (given below) and the number of channels.

More information Module type, Chip type ...

a The clock rate at which DRAM memory cells operate. The memory latency is largely determined by this rate. Note that until the introduction of DDR4 the internal clock rate saw relatively slow progress. DDR/DDR2/DDR3 memory uses 2n/4n/8n (respectively) prefetch buffer to provide higher throughput, while the internal memory speed remains similar to that of the previous generation.

b The memory speed or clock rate advertised by manufactures and suppliers usually refers to this rate (with 1 GT/s = 1 GHz). Note that modern types of memory use DDR bus with two transfers per clock.

Graphics processing units' RAM

RAM memory modules are also utilised by graphics processing units; however, memory modules for those differ somewhat from standard computer memory, particularly with lower power requirements, and are specialised to serve GPUs: for example, GDDR3 was fundamentally based on DDR2. Every graphics memory chip is directly connected to the GPU (point-to-point). The total GPU memory bus width varies with the number of memory chips and the number of lanes per chip. For example, GDDR5 specifies either 16 or 32 lanes per device (chip), while GDDR5X specifies 64 lanes per chip. Over the years, bus widths rose from 64-bit to 512-bit and beyond: e.g. HBM is 1024 bits wide.[50] Because of this variability, graphics memory speeds are sometimes compared per pin. For direct comparison to the values for 64-bit modules shown above, video RAM is compared here in 64-lane lots, corresponding to two chips for those devices with 32-bit widths. In 2012, high-end GPUs used 8 or even 12 chips with 32 lanes each, for a total memory bus width of 256 or 384 bits. Combined with a transfer rate per pin of 5 GT/s or more, such cards could reach 240 GB/s or more.

RAM frequencies used for a given chip technology vary greatly. Where single values are given below, they are examples from high-end cards.[51] Since many cards have more than one pair of chips, the total bandwidth is correspondingly higher. For example, high-end cards often have eight chips, each 32 bits wide, so the total bandwidth for such cards is four times the value given below.

More information Chip type, Module type ...

Digital audio

More information Device, Rate ...

Digital video interconnects

Data rates given are from the video source (e.g., video card) to receiving device (e.g., monitor) only. Out of band and reverse signaling channels are not included.

More information Device, Rate ...

a Uses 8b/10b encoding (20% coding overhead) b Uses 16b/18b encoding (11% overhead) c Uses 128b/132b encoding (3% overhead)

See also

Notes

  1. Morse can transport 26 alphabetic, 10 numeric and one interword gap plaintext symbols. Transmitting 37 different symbols requires 5.21 bits of information (25.21 = 37). A skilled operator encoding the benchmark "PARIS" plus an interword gap (equal to 31.26 bits) at 40 wpm is operating at an equivalence of 20.84 bit/s.
  2. WPM, or words per minute, is the number of times the word "PARIS" is transferred per minute. Strictly speaking the code is quinary, accounting inter-element, inter-letter, and inter-word gaps, yielding 50 binary elements (bits) per one word. Counting characters, including inter-word gaps, gives six characters per word or 240 characters per minute, and finally four characters per second.
  3. All modems are wrongly assumed to be in serial operation with 1 start bit, 8 data bits, no parity, and 1 stop bit (2 stop bits for 110-baud modems). Therefore, currently modems are wrongly calculated with transmission of 10 bits per 8-bit byte (11 bits for 110-baud modems). Although the serial port is nearly always used to connect a modem and has equivalent data rates, the protocols, modulations and error correction differ completely.
  4. 56K modems: V.90 and V.92 have just 5% overhead for the protocol signalling. The maximum capacity can only be achieved when the upstream (service provider) end of the connection is digital, i.e. a DS0 channel.
  5. Effective aggregate bandwidth for an ISDN installation is typically higher than the rates shown for a single channel due to the use of multiple channels. A basic rate interface (BRI) provides two "B" channels and one "D" channel. Each B channel provides 64 kBit/s bandwidth and the "D" channel carries signaling (call setup) information. B channels can be bonded to provide a 128 kbit/s data rate. Primary rate interfaces (PRI) vary depending on whether the region uses E1 (Europe, world) or T1 (North America) bearers. In E1 regions, the PRI carries 30 B-channels and one D-channel; in T1 regions the PRI carries 23 B-channels and one D-channel. The D-channel has different bandwidth on the two interfaces.
  6. Most operators only support up to 9600 bit/s
  7. SDSL is available in various speeds.
  8. ADSL connections will vary in throughput from 64 kbit/s to several Mbit/s depending on configuration. Most are commonly below 2 Mbit/s. Some ADSL and SDSL connections have a higher digital bandwidth than T1 but their rate is not guaranteed, and will drop when the system gets overloaded, whereas the T1 type connections are usually guaranteed and have no contention ratios.
  9. ons exist where all the downstream traffic is handled by satellite and the upstream traffic by land-based connections such as 56K modems and ISDN.
  10. FireWire natively supports TCP/IP, and is often used at an alternative to Ethernet when connecting 2 nodes.[21]
  11. Data rate comparison between FW and Giganet shows that FW's lower overhead has nearly the same throughput as Giganet.[22]
  12. Note that PCI Express 1.0/2.0 lanes use an 8b/10b encoding scheme.
  13. PCIe 2.0 effectively doubles the bus standard's bandwidth from 2.5 GT/s to 5 GT/s
  14. PCIe 3.0 increases the bandwidth from 5 GT/s to 8 GT/s and switches to 128b-130b encoding
  15. SCSI-1, SCSI-2 and SCSI-3 are signaling protocols and do not explicitly refer to a specific rate. Narrow SCSI exists using SCSI-1 and SCSI-2. Higher rates use SCSI-2 or later.
  16. Minimum overhead is 38 byte L1/L2, 14 byte AoE per 1024 byte user data
  17. Minimum overhead is 38 byte L1/L2, 20 byte IP, 20 byte TCP per 1460 byte user data
  18. Fibre Channel 1GFC, 2GFC, 4GFC use an 8b/10b encoding scheme. Fibre Channel 10GFC, which uses a 64B/66B encoding scheme, is not compatible with 1GFC, 2GFC and 4GFC, and is used only to interconnect switches.
  19. Minimum overhead is 38 byte L1/L2, 14 byte AoE per 8192 byte user data
  20. Minimum overhead is 38 byte L1/L2, 20 byte IP, 20 byte TCP per 8960 byte user data
  21. SATA and SAS use an 8b/10b encoding scheme.
  22. minimum overhead is 38 byte L1/L2, 36 byte FC per 2048 byte user data
  23. Proprietary serial version of IEEE-488 by Commodore International

References

  1. TTY uses a Baudot code, not ASCII. This uses 5 bits per character instead of 8, plus one start and approx. 1.5 stop bits (7.5 total bits per character sent).
  2. "ITU-T Recommendation database".
  3. "A Brief History of Captioned Television". www.ncicap.org. Archived from the original on 19 July 2011.
  4. Modem Types and Timeline, Daxal Communications, 2003-12-16, archived from the original on 2008-10-08, retrieved 2009-04-16
  5. Massey, David (2006-07-04), "Timeline of Telecommunications", Telephone Tribute, retrieved 2009-04-16
  6. DOCSIS 1.0 Archived 2006-06-13 at the Wayback Machine includes technology which first became available around 1995–1996, and has since become very widely deployed. DOCSIS 1.1 Archived 2006-06-13 at the Wayback Machine introduces some security improvements and quality of service (QoS).
  7. DOCSIS 2.0 Archived 2009-09-04 at the Wayback Machine specifications provide increased upstream throughput for symmetric services.
  8. DOCSIS 3.0 Archived 2006-06-19 at the Wayback Machine includes support for channel bonding and IPv6.
  9. DOCSIS 3.1 Archived 2015-03-13 at the Wayback Machine is currently in development by the Cablelabs Consortium
  10. "MoCA 1.1 improves throughput" over coaxial cable to 175 Mbits/s versus the 100 Mbits/s provided by the MoCA 1.0 specification.
  11. InfiniBand SDR, DDR and QDR use an 8b/10b encoding scheme.
  12. InfiniBand FDR-10, FDR and EDR use a 64b/66b encoding scheme.
  13. Lee, Bill. "Chair of marketing working group". IBTA Blog. IBTA. Archived from the original on 2018-06-25. Retrieved 25 June 2018.
  14. The Zorro II bus use 4 clocks per 16-Bit of data transferred. See the Zorro III technical specification Archived 2012-07-16 at the Wayback Machine for more information.
  15. Japan wikipedia article, Bus used in early NEC PC-9800 series and compatible systems
  16. Japan wikipedia article, Bus used in later NEC PC-9800 series and compatible systems
  17. Local Area Networks Newsletter by Paul Polishuk, September 1992, Page 7 (APbus used in Sony NeWS and NEC UP4800 workstations and NEC EWS4800 servers after VMEbus and before switch to PCI)
  18. Japan wikipedia article, Bus used in NEC PC-9821 series
  19. Dave Haynie, designer of the Zorro III bus, claims in this posting that the theoretical max of the Zorro III bus can be derived by the timing information given in chapter 5 of the Zorro III technical specification Archived 2012-07-16 at the Wayback Machine.
  20. Dave Haynie, designer of the Zorro III bus, states in this posting that Zorro III is an asynchronous bus and therefore does not have a classical MHz rating. A maximum theoretical MHz value may be derived by examining timing constraints detailed in the Zorro III technical specification Archived 2012-07-16 at the Wayback Machine, which should yield about 37.5 MHz. No existing implementation performs to this level.
  21. Dave Haynie, designer of the Zorro III bus, claims in this posting that Zorro III has a max burst rate of 150 MB/s.
  22. Born, Eric (8 June 2017). "PCIe 4.0 specification finally out with 16 GT/s on tap". Tech Report. Retrieved 21 February 2018.
  23. Smith, Ryan. "PCI-SIG Finalizes PCIe 5.0 Specification: x16 Slots to Reach 64GB/sec". www.anandtech.com. Retrieved 2019-06-26.
  24. FireWire (IEEE 1394b) uses an 8b/10b encoding scheme.
  25. Dent, Steve (26 July 2017). "USB 3.2 doubles your connection speeds with the same port". Engadget. Retrieved 26 July 2017.
  26. "VITA - Online store product". www.vita.com. Retrieved 2022-03-23.
  27. Shilov, Anton. "USB4 Specification Announced: Adopting Thunderbolt 3 Protocol for 40 Gbps USB". www.anandtech.com. Retrieved 2019-06-26.
  28. "USB Promoter Group Announces USB4® Version 2.0". www.businesswire.com (Press release). September 2022. Retrieved 2022-09-01.
  29. "GRAPHICS DOUBLE DATA RATE (GDDR5) SGRAM STANDARD JESD212C". JEDEC. 2016-02-01. Retrieved 2016-08-10.
  30. "GRAPHICS DOUBLE DATA RATE (GDDR5X) SGRAM STANDARD JESD232". JEDEC. 2015-11-01. Retrieved 2016-08-10.
  31. Shilov, Anton (20 January 2016). "JEDEC Publishes HBM2 Specification". Anandtech. Retrieved 16 May 2017.
  32. Harding, Scharon (15 April 2021). "What Are HBM, HBM2 and HBM2E? A Basic Definition". Tom's Hardware. Retrieved 4 May 2022.
  33. Prickett Morgan, Timothy (6 April 2022). "The HBM3 roadmap is just getting started". TheNextPlatform. Retrieved 4 May 2022.
  34. Videsignline.com, Panel display interfaces and bandwidth: From TTL, LVDS, TDMS to DisplayPort
  35. "HDMI 1.3. What you need to know.htm". Octavainc.com. Archived from the original on 2008-12-05. Retrieved 2008-10-20.
  36. "HDMI.org". Archived from the original on 2018-02-22. Retrieved 2008-10-20.
  37. "HDMI.org". Archived from the original on 2019-01-05. Retrieved 2013-11-07.
  38. "HDMI.org". Archived from the original on 2017-01-06. Retrieved 2017-01-10.
  39. "VESA Releases DisplayPort 2.1 Specification". 17 October 2022. Archived from the original on 2022-11-23. Retrieved 2023-01-19.

Share this article:

This article uses material from the Wikipedia article List_of_device_bandwidths, and is written by contributors. Text is available under a CC BY-SA 4.0 International License; additional terms may apply. Images, videos and audio are available under their respective licenses.