Circuit_design_language

Circuit design language

Circuit design language

Type of netlist

A circuit design language (CDL) is a kind of netlist, a description of an electronic circuit.[1] It is usually automatically generated from a circuit schematic. It is used for electronic circuit simulation and layout versus schematic (LVS) checks. It is similar to SPICE netlists, but with some extensions.

Several vendors such as Cadence Design Systems, Mentor Graphics, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.

References

  1. [1]
    Doman, David (2012). Engineering the CMOS Library: Enhancing Digital Design Kits for Competitive Silicon. John Wiley & Sons. p. 256. ISBN 978-1-118-24304-6.


Stub icon

This electronics-related article is a stub. You can help Wikipedia by expanding it.
Share this article:

This article uses material from the Wikipedia article Circuit_design_language, and is written by contributors. Text is available under a CC BY-SA 4.0 International License; additional terms may apply. Images, videos and audio are available under their respective licenses.