Instructions_per_second

Instructions per second

Instructions per second

Measure of a computer's processing speed


Instructions per second (IPS) is a measure of a computer's processor speed. For complex instruction set computers (CISCs), different instructions take different amounts of time, so the value measured depends on the instruction mix; even for comparing processors in the same family the IPS measurement can be problematic. Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches and no cache contention, whereas realistic workloads typically lead to significantly lower IPS values. Memory hierarchy also greatly affects processor performance, an issue barely considered in IPS calculations. Because of these problems, synthetic benchmarks such as Dhrystone are now generally used to estimate computer performance in commonly used applications, and raw IPS has fallen into disuse.

Computer processing efficiency, measured as the power needed per million instructions per second (watts per MIPS)

The term is commonly used in association with a metric prefix (k, M, G, T, P, or E) to form kilo instructions per second (kIPS), mega instructions per second (MIPS), giga instructions per second (GIPS) and so on. Formerly TIPS was used occasionally for "thousand IPS".

Computing

IPS can be calculated using this equation:[1]

However, the instructions/cycle measurement depends on the instruction sequence, the data and external factors.

Thousand instructions per second (TIPS/kIPS)

Before standard benchmarks were available, average speed rating of computers was based on calculations for a mix of instructions with the results given in kilo instructions per second (kIPS). The most famous was the Gibson Mix,[2] produced by Jack Clark Gibson of IBM for scientific applications in 1959. Other ratings, such as the ADP mix which does not include floating point operations, were produced for commercial applications. The thousand instructions per second (kIPS) unit is rarely used today, as most current microprocessors can execute at least a million instructions per second.

The Gibson Mix

Gibson divided computer instructions into 12 classes, based on the IBM 704 architecture, adding a 13th class to account for indexing time. Weights were primarily based on analysis of seven scientific programs run on the 704, with a small contribution from some IBM 650 programs. The overall score was then the weighted sum of the average execution speed for instructions in each class.[3]

More information The Gibson Mix, % ...

Millions of instructions per second (MIPS)

The speed of a given CPU depends on many factors, such as the type of instructions being executed, the execution order and the presence of branch instructions (problematic in CPU pipelines). CPU instruction rates are different from clock frequencies, usually reported in Hz, as each instruction may require several clock cycles to complete or the processor may be capable of executing multiple independent instructions simultaneously. MIPS can be useful when comparing performance between processors made with similar architecture (e.g. Microchip branded microcontrollers), but they are difficult to compare between differing CPU architectures.[4] This led to the term "Meaningless Indicator of Processor Speed,"[5] or less commonly, "Meaningless Indices of Performance," [6] being popular amongst technical people by the mid-1980s.

For this reason, MIPS has become not a measure of instruction execution speed, but task performance speed compared to a reference. In the late 1970s, minicomputer performance was compared using VAX MIPS, where computers were measured on a task and their performance rated against the VAX-11/780 that was marketed as a 1 MIPS machine. (The measure was also known as the VAX Unit of Performance or VUP.) This was chosen because the 11/780 was roughly equivalent in performance to an IBM System/370 model 158–3, which was commonly accepted in the computing industry as running at 1 MIPS.

Many minicomputer performance claims were based on the Fortran version of the Whetstone benchmark, giving Millions of Whetstone Instructions Per Second (MWIPS). The VAX 11/780 with FPA (1977) runs at 1.02 MWIPS.

Effective MIPS speeds are highly dependent on the programming language used. The Whetstone Report has a table showing MWIPS speeds of PCs via early interpreters and compilers up to modern languages. The first PC compiler was for BASIC (1982) when a 4.8 MHz 8088/87 CPU obtained 0.01 MWIPS. Results on a 2.4 GHz Intel Core 2 Duo (1 CPU 2007) vary from 9.7 MWIPS using BASIC Interpreter, 59 MWIPS via BASIC Compiler, 347 MWIPS using 1987 Fortran, 1,534 MWIPS through HTML/Java to 2,403 MWIPS using a modern C/C++ compiler.

For the most early 8-bit and 16-bit microprocessors, performance was measured in thousand instructions per second (1000 kIPS = 1 MIPS).

zMIPS refers to the MIPS measure used internally by IBM to rate its mainframe servers (zSeries, IBM System z9, and IBM System z10).

Weighted million operations per second (WMOPS) is a similar measurement, used for audio codecs.

Timeline of instructions per second

More information Processor / System, Dhrystone MIPS or MIPS, and frequency ...

See also


References

  1. US, Dell. "Technical Resources migrated from TechCenter - Dell US". en.community.dell.com.
  2. Gibson, J.C. (1970). The Gibson Mix (Technical Report TR 00.2043). Poughkeepsie, N.Y.: IBM Systems Development Division.
  3. Elliot, Jimmie Lynn (5 June 1975). "Appendix E, The Gibson Mix by Jack C. Gibson". Computer Performance and Evaluation Utilizating the Resource Planing and Management System, Masters Thesis. Oregon State University. pp. 88–92. Retrieved 21 March 2021.
  4. Ted MacNeil. "Don't be Misled by MIPS". IBM magazine. Archived from the original on 23 July 2012. Retrieved 15 November 2009.
  5. Musumeci, Gian-Paolo D.; Loukides, Mike; Loukides, Michael Kosta (2002). System Performance Tuning. p. 32. ISBN 9780596002848.
  6. "The Best of Both Worlds: Mac II vs. IBM PS/2 Model 80". PC Magazine. 24 November 1987. p. 105.
  7. US Steel News. Vol. 15–20. Industrial Relations Department of The United States Steel Corporation of Delaware. 1950–1955. p. 29.
  8. Padua, David (8 September 2011). Encyclopedia of Parallel Computing. Springer Science & Business Media. ISBN 9780387097657.
  9. Meagher, R.E. (9 May 1961). "STRETCH Report" (PDF). Computer History.
  10. "Control Data Corporation, CDC-6600 & 7600". ed-thelen.org. Retrieved 25 May 2017.
  11. "Control Data 6600: The Supercomputer Arrives". Dr. Dobb's. Archived from the original on 5 June 2017. Retrieved 25 May 2017.
  12. "MCS4 > IntelP4004". www.cpushack.com. Retrieved 29 June 2023.
  13. "Intel Processors". 24 April 2012. Archived from the original on 24 April 2012.
  14. "Sega G80 Hardware Reference". 25 October 1997. Archived from the original on 19 February 2012.
  15. "System 16 - Irem M27 Hardware (Irem)". www.system16.com. Retrieved 29 June 2023.
  16. 10% faster than 68000 (0.175 MIPS per MHz )
  17. NEC V20/V30: "250 nanoseconds per instruction @ 8 MHz" means some fastest 2-clock register-register instructions only
  18. LINKS-1 Computer Graphics System: 257× Zilog Z8001 at 10 MHz (2.5 MIPS Archived 2015-06-09 at the Wayback Machine) each
  19. "TMS320C1x DIGITAL SIGNAL PROCESSORS" (PDF). Archived from the original (PDF) on 6 October 2014.
  20. "ZTAT (ZeroTurnAroundTime) Microcomputers" (PDF). Archived from the original (PDF) on 6 October 2014.
  21. "HD63705V0 ... - Datasheet Search Engine Download" (PDF). www.datasheetarchive.com. Archived from the original (PDF) on 18 September 2014. Retrieved 13 January 2022.
  22. Sega System 16: Hitachi-Motorola 68000 @ 10 MHz (1.75 MIPS), NEC-Zilog Z80 @ 4 MHz (0.58 MIPS) , Intel 8751 @ 8 MHz (8 MIPS ), Intel 8048 @ 6 MHz "Sega Pre-System 16 hardware notes". Archived from the original on 25 January 2016. Retrieved 8 August 2016. (6 MIPS )
  23. "ARM2 - Microarchitectures - Acorn". Wikichip.org. Retrieved 17 October 2018.
  24. "InfoWorld". InfoWorld Media Group, Inc. 23 January 1989 via Google Books.
  25. Yasuhiko Komoto; Tatsuya Saito; Kazumasa Mine. "情報学広場:情報処理学会電子図書館" [Overview of 32-bit V-Series Microprocessor]. Advanced Products Department Microcomputer Division NEC Corporation.
  26. "PC Mag". Ziff Davis, Inc. 24 November 1987 via Google Books.
  27. "TRON VLSI CPU Introduction". tronweb.super-nova.co.jp. Retrieved 29 June 2023.
  28. "060 1987 Drivers Eyes + 1989 Winning Run" (PDF). The history of racing games. June 2007.
  29. "Analog Devices ADSP-2100KG datasheet pdf". www.datasheetcatalog.com. Retrieved 29 June 2023.
  30. Namco System 21 hardware: 5× Texas Instruments TMS320C20 @ 25 MHz (62.5 MIPS ), 2× Motorola 68000 @ 12.288 MHz (4.301 MIPS ), Motorola 68020 @ 12.5 MHz (3.788 MIPS ), Hitachi HD63705 @ 2.048 MHz (2.048 MIPS ), Motorola 6809 @ 3.072 MHz (1.29 MIPS )
  31. "Intel i860-based Bus Boards". Archived from the original on 25 June 2013.
  32. Atari Hard Drivin' hardware: Motorola 68000 @ 7 MHz (1.225 MIPS ), Motorola 68010 @ 7 MHz (1.348 MIPS ), 3× Texas Instruments TMS34010 @ 50 MHz (18 MIPS ), Analog Devices ADSP-2100 @ 8 MHz (8 MIPS ), Texas Instruments TMS32010 @ 20 MHz (5 MIPS "TMS320C1x Digital Signal Processors" (PDF). Archived from the original (PDF) on 6 October 2014. Retrieved 17 September 2014.)
  33. "SUPERCOMPUTER". Pik - Praxis der Informationsverarbeitung und Kommunikation. 13 (4). 1990. doi:10.1515/piko.1990.13.4.205. Archived from the original on 9 November 2014. Retrieved 29 September 2014.
  34. "ARM3 - Microarchitectures - Acorn". Wikichip.org. Retrieved 17 October 2018.
  35. Namco System 21 (Galaxian³) hardware: 80× Texas Instruments TMS320C25 @ 40 MHz (1600 MIPS ), 5× Motorola 68020 @ 24.576 MHz (37.236 MIPS ) Motorola 68000 @ 12.288 MHz (2.15 MIPS ), 10× Motorola 68000 @ 12 MHz (21 MIPS )
  36. Enterprise, I. D. G. (25 March 1991). "Computerworld". IDG Enterprise via Google Books.
  37. Uchiyama, Kunio; Arakawa, Fumio; Narita, Susumu; Aoki, Hirokazu; Kawasaki, Ikuya; Matsui, Shigezumi; Yamamoto, Mitsuyoshi; Nakagawa, Norio; Kudo, Ikuo (1 September 1993). "The Gmicro/500 Superscalar Microprocessor with Branch Buffers". IEEE Micro. 13 (5): 12–22. doi:10.1109/40.237998. S2CID 30178249.
  38. "dhrystone". www.netlib.org. Retrieved 29 June 2023.
  39. 24× MIPS R4400 (2040 MIPS), 12× Intel i860 (600 MIPS) "Intel i860-based Bus Boards". Archived from the original on 25 June 2013. Retrieved 17 September 2014.
  40. "DCTP - Saturn Specifications". Archived from the original on 1 March 2003.
  41. "MOTOROLA P OWER PC 603 E ™ MICROPROCESSOR" (PDF). Archived from the original (PDF) on 18 September 2014. Retrieved 17 September 2014.
  42. "DCTP - Hitachi's 200 MHz SH-4". Archived from the original on 11 December 2014. Retrieved 18 September 2014.
  43. Sega Naomi Multiboard hardware: Archived 2014-10-06 at the Wayback Machine 16× Hitachi SH-4 at 200 MHz (5760 MIPS Archived 2014-12-11 at the Wayback Machine), 16× ARM7 at 45 MHz (640 MIPS )
  44. "Freescale Semiconductor - MPC8272 PowerQUICC II Processor Family" (PDF). Archived from the original (PDF) on 18 February 2012. Retrieved 13 May 2008.
  45. "ZISC78 datasheet & application notes - Datasheet Archive". www.datasheetarchive.com. Retrieved 29 June 2023.
  46. "Microchip Redirect". Archived from the original on 6 October 2014.
  47. "Cortex-M3". developer.arm.com. Retrieved 29 June 2023.
  48. "FPGA Documentation Index". Intel. Retrieved 29 June 2023.
  49. "mini-itx.com - epia px 10000 review". www.mini-itx.com. Retrieved 29 June 2023.
  50. Ltd, Arm. "Microprocessor Cores and Processor Technology – Arm®". Arm | The Architecture for the Digital World. Retrieved 29 June 2023.
  51. "RISC Microprocessor". www.nxp.com. Retrieved 29 June 2023.
  52. "Cortex-R4". developer.arm.com. Retrieved 29 June 2023.
  53. "24K". Archived from the original on 14 May 2011. Retrieved 29 June 2023.
  54. "All content Archive | June 2023". Tom's Hardware. Retrieved 29 June 2023.
  55. "Semiconductor IP Cores Companies". www.design-reuse.com. Retrieved 29 June 2023.
  56. Merritt, Rick (5 February 2007). "Startup takes PowerPC to 25 W". EE Times. UBM Tech. Archived from the original on 21 January 2013. Retrieved 20 November 2012.
  57. "Benchmarks of ECS 945GCT-D with Intel Atom 1.6GHz". www.ocworkbench.com. Retrieved 29 June 2023.
  58. "Cortex-M0". developer.arm.com. Retrieved 29 June 2023.
  59. "The Phenom II List of Overclocks - Page 21". Archived from the original on 4 April 2009. Retrieved 15 January 2009.
  60. "Core i5 2500K and Core i7 2600K review". Guru3D.com. Archived from the original on 29 June 2023. Retrieved 29 June 2023.
  61. "HardOCP - Synthetic Benchmarks". Archived from the original on 16 November 2011. Retrieved 14 November 2011.
  62. "Intel Core i7-4770K Desktop Processor". Notebookcheck. Retrieved 29 June 2023.
  63. By (5 February 2015). "Benchmarking The Raspberry Pi 2". hackaday.com.
  64. Dezső Sima (November 2018). "ARM's processor lines" (PDF). uni-obuda.hu. Retrieved 29 June 2023.
  65. "Overview of ARM's Cortex-A series" (PDF). elearning.unicampania.it. Retrieved 29 June 2023.
  66. "Application note. Sitara™AM64x /AM243x Benchmarks" (PDF). ti.com. Retrieved 29 June 2023.
  67. Chiappetta, Marco (2 March 2017). "AMD Ryzen 7 1800X, 1700X, And 1700 Review And Benchmarks: Zen Brings The Fight Back To Intel". HotHardware. Archived from the original on 5 March 2017. Retrieved 5 March 2017.
  68. "Details for Component Intel Core i7-8086K". SiSoftware Official Live Ranker.
  69. Marco Chiappetta (14 November 2019). "AMD Ryzen 9 3950X Review: A 16-Core Zen 2 Powerhouse". HotHardware. Archived from the original on 6 March 2020. Retrieved 22 March 2020.
  70. Marco Chiappetta (7 February 2020). "AMD Threadripper 3990X Review: A 64-Core Multithreaded Beast Unleashed". HotHardware. Archived from the original on 18 March 2020. Retrieved 22 March 2020.
  71. Chiappetta, Marco (30 March 2021). "Intel Core i9-11900K And i5-11600K Review: Rocket Lake-S Liftoff". HotHardware.

Share this article:

This article uses material from the Wikipedia article Instructions_per_second, and is written by contributors. Text is available under a CC BY-SA 4.0 International License; additional terms may apply. Images, videos and audio are available under their respective licenses.