MOS_Technology_6510

MOS Technology 6510

MOS Technology 6510

8-bit microprocessor

The MOS Technology 6510 is an 8-bit microprocessor designed by MOS Technology. It is a modified form of the very successful 6502. The 6510 is widely used in the Commodore 64 (C64) home computer and its variants.

"6510" redirects here. For the mobile phone, see Nokia 6510.
Quick Facts General information, Common manufacturer(s) ...
Image of the internals of a Commodore 64 showing the 6510 CPU (40-pin DIP, lower left). The chip on the right is the 6581 SID. The production week/year (WWYY) of each chip is given below its name.

The primary change from the 6502 is the addition of an 8-bit general purpose I/O port, although 6 I/O pins are available in the most common version of the 6510. In addition, the address bus can be made tristate and the CPU can be halted cleanly.

Use

In the C64, the extra I/O pins of the processor are used to control the computer's memory map by bank switching, and for controlling three of the four signal lines of the Datasette tape recorder (the electric motor control, key-press sensing and write data lines; the read data line went to another I/O chip). It is possible, by writing the correct bit pattern to the processor at address $01, to completely expose almost the full 64 KB of RAM in the C64, leaving no ROM or I/O hardware exposed except for the processor I/O port itself and its data directional register at address $00.[1]

Variants

Pin configuration of the most common variation of the 6510 CPU (/HALT in this image refers to the RDY pin)

MOS 8500

In 1985, MOS produced the 8500, an HMOS version of the 6510. Other than the process modification, it is virtually identical to the NMOS version of the 6510. The 8500 was originally designed for use in the modernised C64, the C64C. However, in 1985, limited quantities of 8500s were found on older NMOS-based C64s. It finally made its official debut in 1987, appearing in a motherboard using the new 85xx HMOS chipset.

MOS 7501/8501

MOS 8501 CPU

The 7501/8501 variant of the 6510 was introduced in 1984.[2] Compared to the 6510, this variant extends the number of I/O port pins from 6 to 8, but omits the pins for non-maskable interrupt and clock output.[3] It is used in Commodore's C16, C116 and Plus/4 home computers, where its I/O port controls not only the Datasette but also the CBM Bus interface. The main difference between 7501 and 8501 CPUs is that they were manufactured with slightly different processes: 7501 was manufactured with HMOS-1 and 8501 with HMOS-2.[2]

MOS 8502

Main article: MOS Technology 8502

The 2 MHz-capable 8502 variant is used in the Commodore 128. All these CPUs are opcode compatible (including undocumented opcodes).[4]

MOS 6510T

The Commodore 1551 disk drive (for the Commodore Plus/4) uses the 6510T, a version of the 6510 with eight I/O lines. The NMI and RDY signals are not available.

See also

References

  1. [1]
    Butterfield, Jim (January 1983). "Commodore 64 Architecture". Compute!. No. 32. p. 208.
  2. [2]
    Hardware – MOS 7501/8501
  3. [3]
    CPU 7501 / 8501
  4. [4]
    Graham. "6502/6510/8500/8502 Opcodes". www.oxyron.de.

Further reading

See also: List of books about 65xx microprocessor families
Share this article:

This article uses material from the Wikipedia article MOS_Technology_6510, and is written by contributors. Text is available under a CC BY-SA 4.0 International License; additional terms may apply. Images, videos and audio are available under their respective licenses.